Montgomery modular multiplication algorithm is commonly used in implementations of the RSA cryptosystem and other cryptosystems with modular operations. Radix-2 version of this algorithm is simple and fast in hardware implementations. In this paper this algorithm is modified with a new recoding method to make it simpler and faster. We have also implemented this new algorithm with carry save adders. Results show that, in average the proposed algorithm has about 47% increase of data throughput with maximum 7% increase of hardware area comparing with conventional algorithm.
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Introduction
RSA is the most widely used public-key cryptosystem. An RSA operation is a modular exponentiation as C = A e (mod n).
Montgomery [1] and RNS are the most widely used to enhance the computing speed. The Montgomery multiplication algorithm is an efficient method for modular multiplication with an arbitrary modulus, particularly suitable for implementation on general-purpose computers. The radix-2 Montgomery method is based on an ingenious representation of the residue class modulo N, and replaces division by N operation with division by power of 2. However, there have been various attempts to improve its hardware implementations performance [2, 3, 4, 5] .
Our previous paper [6] proposed a new radix-2 Montgomery algorithm for RSA cryptosystem. But in this paper, with a new recoding method, a new radix-2 Montgomery multiplication algorithm is proposed that can be used not only for the implementation of RSA cryptosystem, but also for all other cases. In this new algorithm one step of the main loop is removed that leads to a faster algorithm. This new recoding method was first introduced in references [7, 8] , here we describe it again and proposed our general recoding method and based on it, a modified Montgomery algorithm is proposed. The results show a major improvement in its performance as would be described in section 6.
Radix-Montgomery multiplication
The radix-2 version of Montgomery multiplication algorithm that calculates the Montgomery product of A and B is summarized in the pseudo code below [5] .
Radix-2 Montgomery Multiplication
In this algorithm A = a.2 k (mod n) and B = b.2 k (mod n) and k is the number of bits of the operands. S 
Our recoding method
References [7, 8] introduce a new recoding method that can be employed for many arithmetic algorithms, such as multi-addition or multi-subtraction. In this section this new recoding method is described.
A new operator is defined as bitwise subtraction, and is shown with Θ to recode the operand. Through our proposed recoding, an X can be recoded with two numbers x1 and x2 such that X = x1Θx2. Thus our recoding method results binary signed digits. Table I shows relationship between bits of X, x1 and x2 for selecting proper coding. These selections are done base on the target algorithms, to enhance their performances.
Table I. Our recoding method
We can use this recoding to enhance multi-addition or multi-subtraction calculations. This is done in references [7, 8] .
Generalization of recoding method
In the previous section, a recoding method with an operator named as bitwise subtraction was described. In general, we may have any operator for recoding an operand, however this operator should yield the result and be easy to be accomplished, or at least be easier than the main operator. For instance assume that we want to compute (X op Y) and we have a set of operators as OP SET:
OP SET = {all operations that can be computed easily}
To do op, we can recode X as X = x1 op1 x2, that op1 is one of the operations chosen from OP SET. To select op1, we should consider that it should be an easily computed operator and it can help us to speedup the calculation X op Y. Finally to obtain the result, (x1 op1 x2) op Y should be calculated.
Our generalized recoding method may be used in many arithmetic algorithms to enhance its performance. So, the suitable selection of op1 is open problem for each algorithm. If op1 has a property with the relation (x1 op1 x2) op Y = (x1 op Y) op1 x2, we might have a great performance enhancement, depending on x1 representation. For instance, our references [7, 8] shows that bitwise subtraction can speedup the multi-addition speed because (x1Θx2) + Y = (x1 + Y)Θx2. Bitwise subtraction or some other operations can act the rule of op1. For instance, CSA is achieved with our generalized recoding method, if op1 is defined as bitwise addition and op as full addition.
Modified radix-2 Montgomery multiplier
As mentioned, the critical delay for radix-2 Montgomery multiplier is the delay of step 2 of the loop. One parameter of this delay is to calculate q i . Then q i is multiplied with n, and the result is added to the summation. This delay becomes more important when CSA architecture is used.
In order to calculate q i , the LSB of previous result, S[i] 0 , is added to A i .B 0 . If B 0 is equal to zero this step can be removed and q i would be equal to the LSB of the previous result. When B is an even number, this condition is satisfied. We can change the operands to our desired forms, through our recoding method. So, we can recode B as x1Θx2. Setting x1 = B and x2 = 0 when B is even, and setting x1 = B − 1 and x2 = −1 when B is odd, make the operand even. After this recoding, x1 should be the input of the loop instead of B. With this assumption, x1 0 is zero and the first step of the loop can be removed. The result has no changes if B is even but when B is odd the result should be corrected as follows.
The final result of radix-2 Montgomery algorithm is A.B.2 −k (mod n). If we put B as x1 = B − 1, the result will be A.
To correct the result we can add A.2 −k (mod n) to the output of algorithm to reach the desired value A.B.2 −k (mod n). As we know A = a.2 k (mod n), so A.2 −k (mod n) is equal to a.2 k .2 −k (mod n) = a. After the completion of the loop we can add 'a' to the result to correct it. So we can have the following algorithm: Modified Radix-2 Montgomery Multiplication (a, A, B, n)
We can change the term S[k]Θ(x2.a) to bitwise addition of S[k] with 'a', when B is odd, and with zero, when B is even. This can be done through the existing CSA architecture with the new inputs.
As we know, if the final result of Montgomery multiplier be less than 2n, the final reduction is removed [5] . If B is even, in the final iteration, we have S[k] < 2n and then S[k + 1] < (2n + n)/2 < 2n. Also if B is odd we have S[k + 1] < (2n + a + n)/2 < 2n. Note that 'a' is always less than n.
The proof of the correctness of the result is as follows. As we know from the radix- 
Implementation
To implement our modified Radix-2 Montgomery multiplication algorithm, we use CSA architecture. Our modified Radix-2 Montgomery multiplication algorithm can be implemented with employing 5-to-2 CSA logic [5, 6] as in the following CMRMM algorithm: 5-to-2 CSA modified radix-2 Montgomery multiplication (a, A1, A2, B1, B2, n)
Note that the input operand A and B and the output product S are represented in carry save format as A1 and A2, B1 and B2, and S1 and S2 respectively. CSR stands for carry save representation. Barrel Register Full Adder (BRFA) can be used to compute Ai, where Ai stands for the ith bit of A [5] . In this algorithm, make even sets the least significant bit to zero to change the operand to even number. A four-to-two CSA module [5] can be used to calculate S[k + 1], but the existing five-to-two CSA architecture can also be used, as:
This implementation needs one clock cycle for resetting S1[0] and S2 [0] , and also one extra clock cycle for the last calculation after the loop. Thus this algorithm may be executed in k + 2 clock cycles whereas the standard algorithm has k + 1 clock cycles but with less frequency.
Results
In order to compare the two algorithm, they are implemented for ASIC and FPGA technologies with VHDL language and synthesized by means of Leonardo Spectrum 2002 tool. For ASIC synthesis, CMOS 0.6 micron meter library and for FPGA synthesis, Xilinx Virtex2 series are used. The CSA Montgomery architecture from reference [5] is used to implement the conventional radix-2 Montgomery multiplier. So, the operands are in CSA format and we don't have any changes in the number of inputs for our new algorithm implementation except input 'a'. The reported area contains the area used for this extra input. The results are shown in Table II . Note that area for FPGA is measured in term of slices and for ASIC in term of gates. Comparing with conventional Montgomery algorithm, there are only 7.8% additional gates for area in ASIC designs, but throughput rate is increased something between 30%-40%, depending on the bit lengths. For FPGA designs, these results are still improved. Throughput is increased something between 50%-66% and area is only increased something between 0.12%-0.23%. This figure shows that, the percentage increase in throughput is higher than percentage increase in area.
Conclusion
Recoding method can help in enhancing the computation speed. In this paper, a new recoding method is presented and a generalized recoding method is proposed. Based on this new recoding method, a new algorithm for radix-2 Montgomery multiplier is introduced that achieves greater performance than standard multiplier, when performance is defined as area × time. RNS or the other implementations that are used Montgomery multiplier can use this new algorithm to enhance their performance.
This new algorithm also can achieve better performance for sequential software implementations, as one of its steps has been removed and so it can be run faster.
